

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

#### **Vision and Mission of the University**

#### Vision

The University is primarily promoting quality of education in the areas of Science, Technology, Engineering and Mathematics (STEM) as four academic pillars of education, to excel in teaching, learning, research, consultancy and placements through innovative practices with global perspective.

#### Mission

- 1. Design an Industry relevant curriculum from time to time with a Global perspective
- 2. Promoting quality education by embracing ICT delivery mechanism with continuous pedagogy through e-learning mechanism
- 3. Spread across for industry collaborations with a focus to pre-training and placements for technology transfer to society
- 4. Establishing centers of excellence to promote research and innovations in multidisciplinary areas to bring in patent culture and consultancy practices
- 5. International Collaborations for student outreach
- 6. Facilitating international students to study in JNTUK to infuse cross culture learning practices.

Vision and Mission of the Institute

**Vision and Mission of the Department** 



# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

#### **Program Educational Objectives (PEOs)**

**PEO-1** To prepare quality Postgraduates in Electronics Engineering with specialization in VLSI and Embedded System design with in-depth knowledge of relevant subjects.

**PEO-2** To create professionals who can formulate, analyze, synthesize and be able to pursue higher research for engineering problems.

**PEO-3** To develop skillful manpower in the area of VLSI and Embedded Systems who can design and manufacture state-of-the art systems/products to meet the requirements of industry.

#### **Programme Outcomes**

**PO1**: An ability to independently carry out research /investigation and development work to solve practical problems

**PO2**: An ability to write and present a substantial technical report/document

**PO3**: Students should be able to demonstrate a degree of mastery over the area as per the specialization of the program. The mastery should be at a level higher than the requirements in the appropriate bachelor program

- **PO-4.** Postgraduates will apply knowledge acquired in Mathematics, Science and Engineering to solve VLSI and Embedded System Design problems.
- **PO-5.** Postgraduates will be able to analyze complex engineering problems critically, apply reasoning for synthesis to make creative advances for conducting research.
- **PO-6**. Postgraduates will learn and use the latest hardware and software tools/platforms, modern techniques and technologies, optimization methods to solve complex engineering problems.

#### **Mapping of PEOs with Pos:**

	PO1	PO2	PO3	PO4	PO5	PO6
PEO1	M	M	Н	Н	M	Н
PEO2	Н	M	Н	M	Н	M
PEO3	M	L	M	Н	M	Н



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

#### M.Tech

# (VLSI & EMBEDDED SYSTEMS, EMBEDDED SYSTEMS & VLSI, VLSI DESIGN & EMBEDDED SYSTEMS, EMBEDDED SYSTEMS & VLSI DESIGN PROGRAMME)

**Programme Course Structure & Syllabus** 



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

# Program Structure R25 M.Tech(VLSI &EMBEDDED SYSTEMS,EMBEDDED SYSTEMS & VLSI,VLSI DESIGN&EMBEDDED SYSTEMS,EMBEDDED SYSTEMS& VLSI design Programme)

#### I - SEMESTER

S.No	Course Code	Course Title	L	Т	P	C
1	PC	Advanced Digital Systems Design	3	1	0	4
2	PC	Embedded Hardware Platforms and Programming	3	1	0	4
3	PC	FPGA Design	3	1	0	4
4	PE-I	Program Elective-I	3	0	0	3
5	PE-II	Program Elective-II	3	0	0	3
6		Advanced Digital Systems Design Lab	0	1	2	2
7		Embedded Systems lab	0	1	2	1
8		Seminar-1	0	0	2	1
		Total	15	5	6	23

# List of Professional Elective Courses in I Semester (Electives – I & II)

S.No	Course Code	Course Title
1	PE -I	SCRIPTING LANGUAGES FOR VLSI
2	PE -I	VLSI Architectures
3	PE -I	VLSI System Design
4	PE -I	VLSI Testing & Testability
5	PE -II	System on Programming chip design
6	PE -II	Embedded system design using FPGA
7	PE -II	ARM Microcontroller based Design
8	PE -II	Cryptography and Network Security

@ Minimum 2/3 themes per elective



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

# Program Structure R25 M.Tech (VLSI &EMBEDDED SYSTEMS,EMBEDDED SYSTEMS & VLSI,VLSI DESIGN&EMBEDDED SYSTEMS,EMBEDDED SYSTEMS& VLSI design Programme)

#### II - SEMESTER

S.No	Course Code	Course Title	L	Т	P	C
1	PC	Digital CMOS Circuit Design	3	1	0	4
2	PC	System design with Embedded Linux	3	1	0	4
3	PC	Embedded Real Time Operating Systems (ERTOS)	3	1	0	4
4	PE-III	Program Elective-III	3	0	0	3
5	PE-IV	Program Elective-IV	3	0	0	3
6		Digital CMOS Circuit design lab	0	1	2	2
7		System Design with Embedded Linux Lab	0	1	2	2
8		Seminar-II	0	0	2	1
		Total	15	5	6	23

# List of Professional Elective Courses in II Semester (Electives – III & IV)

S.No	Course Code	Course Title
1	PE -III	VLSI Signal processing
2	PE -III	Advanced VLSI Interconnects
3	PE -III	Quantum Computing
4	PE -III	VLSI Testing & Testability
5	PE -IV	System design using embedded Processors
6	PE -IV	Architectures for DSP
7	PE -IV	Internet of Things
8	PE -IV	Embedded Network and Protocols

<sup>@</sup> Minimum 2/3 themes per elective



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

# Program Structure R25 M.Tech(VLSI &EMBEDDED SYSTEMS,EMBEDDED SYSTEMS & VLSI,VLSI DESIGN&EMBEDDED SYSTEMS,EMBEDDED SYSTEMS& VLSI design Programme)

#### **III - Semester**

S.No	Course Title	L	T	P	C
1	Research Methodology and IPR/Swayam 12 Week MOOC course-RM & IPR	3	0	0	3
2	Summer Internship/Industrial training(8-10)Weeks*	-	-	-	3
3	Comprehensive Viva #	-	-	-	2
4	Dissertation part -A\$	-	-	20	10
	Total	3	-	20	18

<sup>\*</sup>Student attended during summer /year break and assessment will be done in 3<sup>rd</sup>Sem

#### **IV Semester**

S.No	Course Title	L	Т	P	С
1	Dissertation Part – B%	-	-	32	16
	Total	-	-	32	16

<sup>%</sup> Extrenal Assessment

<sup>#</sup> Comprehensive viva can be conducted courses completed upto second sem

<sup>\$</sup> Dissertation-Part A internal Assessment



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

I Comoston	ADVANCED DIGITAL SYSTEM DESIGN	L	T	P	C
1 Semester	ADVANCED DIGITAL SISTEM DESIGN	3	1	0	4

# Course Outcomes: At the end of the course, student will be able to

		Knowledge Level (K)#
CO1	Exposes the design approaches using FPGAs.	K2
CO2	Provide in depth understanding of Fault models.	K4
CO3	Understands test pattern generation techniques for fault detection	K2
CO4	Design fault diagnosis in sequential circuits	K5
CO5	Provide understanding in the design of flow using case studies	K4

<sup>#</sup>Based on suggested Revised BTL

# Mapping of course outcomes with program outcomes

CO / PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	L	Н	Н	L	Н
CO2	M	L	Н	M	L	L
CO3	Н	M	Н	M	M	L
CO4	Н	M	Н	M	M	L
CO5	Н	M	Н	M	L	M

Unit	Syllabus	Contact				
		Hours				
UNIT-	Programmable Logic Devices: The concept of programmable Logic Devices,	12				
I	SPLDs, PAL devices, PLA devices, GAL devices, CPLD-Architecture,					
	FPGAs-FPGA technology, architecture, virtex CLB and slice, FPGA					
	Programming Technologies, Xilinx XC2000, XC3000, XC4000					
	Architectures, Actel ACTI,ACT2 and ACT3 Architectures.					
UNIT-	Analysis and derivation of clocked sequential circuits with state graphs and	12				
II	tables: A sequential parity checker, Analysis by signal tracing and timing					
	charts-state tables and graphs-general models for sequential circuits, Design					
	of a sequence detector, More Complex design problems, Guidelines for					
	construction of state graphs, serial data conversion, Alphanumeric state graph					
	notation. Need and Design strategies for multi-clock sequential circuits.					
UNIT-	Sequential circuit Design: Design procedure for sequential circuits-design	12				
III	example, Code converter, Design of Iterative circuits, Design of a					
	comparator, Controller (FSM) Metastability, Synchronization, FSM Issues,					
	Pipelining resources sharing, Sequential circuit design using FPGAs,					



# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

	Simulation and testing of Sequential circuits, Overview of computer Aided		
	Design.		
UNIT-	Fault Modeling and Test Pattern Generation: Logic Fault Model, Fault	12	
IV	detection & redundancy, Fault equivalence and fault location, Fault		
	dominance, Single stuck at fault model, multiple Stuck at Fault models,		
	Bridging Fault model.		
	Fault diagnosis of combinational circuits by conventional methods, path		
	sensitization techniques, Boolean difference method, KOHAVI algorithm,		
	Test algorithms-D algorithm, Random testing transition count testing,		
	signature analysis and test bridging faults.		
UNIT-	Fault Diagnosis in sequential circuits: Circuit Test Approach, Transition	12	
V	check Approach, State identification and fault detection experiment, Machine		
	identification, Design of fault detection experiment.		
	Total		60

#### **TEXT BOOKS:**

- 1. Digital Electronics and design with VHDL- Volnei A. Pedroni, Elsevier Publications.
- 2. Fundamentals of Logic Design-Charles H. Roth, Jr. -5thEd., Cengage Learning.
- 3. Digital Circuits and Logic Design-Samuel C.LEE,PHI, 2008.

#### **REFERENCE BOOKS:**

- I. Logic Design Theory-N.N. Biswas, PHI.
- 2. Digital System Design using programmable logic devices- Parag K. Lala, BS publications.
- 3. Switching and Finite Automata Theory -Zvi Kohavi & Niraj K. Jha, 3rd Edition, Cambridge,2010



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

I Comoston	EMBEDDED HARDWARE PLATFORMS AND	L	T	P	C
1 Semester	PROGRAMMING	3	1	0	4

Course Outcomes: At the end of the course, student will be able to

		Knowledge Level (K)#
CO1	Identify the functioning of embedded systems for different applications	K3
CO2	Develop embedded system programming skills	K4
CO3	Design, implement and test an embedded system	K5
CO4	Identify the unique characteristics of real-time embedded systems.	K4

#Based on suggested Revised BTL

# Mapping of course outcomes with program outcomes

CO / PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	L	H	M	M	L
CO2	Н	M	Н	Н	M	M
CO3	Н	M	Н	Н	M	M
CO4	M	L	Н	M	M	L

Unit	Syllabus	Contact
		Hours
Unit I	Introduction to Embedded Computing: Embedded systems Overview,	12
	Characteristics of embedded computing applications, Design Challenges,	
	Common Design Metrics, Processor Technology, IC Technology, Trade-	
	offs.	
Unit II	Process of Embedded System Development: The development process,	12
	Requirements, Specification, Architecture Design, Designing Hardware and	
	Software components, system Integration and Testing.	
Unit III	Hardware platforms: Types of Hardware Platforms, Single board computers,	12
	PC Add-on cards, custom-built hardware platforms, ARM Processor, CPU	
	performance, CPU power consumption, Bus-based computer systems,	
	Memory devices, I/O devices, component interfacing, Designing with	
	microprocessors, system level performance analysis.	
Unit IV	Program Design and Analysis: components for Embedded programs, Models	12
	of programs, Assembly, Linking, and loading, basic compilation techniques,	
	software performance optimization, program level energy and Power	
	analysis, Program validation and Testing.	
Unit V	Real-Time Operating Systems: Architecture of the kernel, Tasks and Task	12
	Scheduler, Scheduling algorithms, Interrupt Service Routines, Semaphores,	
	Mutex, Mailboxes, Message queues, Event Registers, Pipes, Signals,	



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

	Timers, Memory management, Priority Inversion problem. Overview of off-the-shelf operating systems - MicroC/OS II, Vxworks, RT Linux.	
Ī	Total	60

# **TEXT BOOKS:**

- 1. Wayne Wolf: Computers as Components-Principles of Embedded Computer System Design, Morgan Kaufmann Publisher-2006, 2<sup>nd</sup>Edition
- 2. David E-Simon: An Embedded software Primer, Pearson Education, 2007, 1<sup>st</sup> Edition
- **3.** K.V.K.R.Prasad Real-Time Systems: Concepts Design and Programming, Dreamtech Press, 2005



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

I Comoston	FPGA DESIGN	L	T	P	C
1 Semester		3	1	0	4

#### Course Outcomes: At the end of the course, student will be able to

		Knowledge
		Level (K)#
CO1	Understand FPGA design flow	
CO2	Identify the building blocks of commercially available FPGA/CPLDs	
CO3	Develop VHDL/Verilog models and synthesize targeting for Vertex, Spartan FPGAs	
CO4		
	parameterized	

#Based on suggested Revised BTL

# Mapping of course outcomes with program outcomes

CO / PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	L	H	H	M	H
CO2	M	L	Н	M	L	M
CO3	Н	M	Н	Н	M	Н
CO4	Н	M	Н	Н	M	Н

UNIT	SYLLABUS	CONTACT
		HOURS
UNIT - I	INTRODUCTION TO FPGAs: Evolution of programmable devices,	12
	FPGA Design flow, Applications of FPGA.	
	DESIGN EXAMPLES USING PLDs: Design of Universal block,	
	Memory, Floating point multiplier, Barrel shifter	
UNIT -	FPGAs/CPLDs: Programming Technologies, Commercially available	12
II	FPGAs, Xilinx's Vertex and Spartan, Actel's FPGA, Altera's	
	FPGA/CPLD.	
UNIT -	Building blocks of FPGAs/CPLDs: Configurable Logic block	12
III	functionality, Routing structures, Input/output Block,	
	Impact of logic block functionality on FPGA performance, Model for	
	measuring delay.	
UNIT -	Routing Architectures: Routing terminology, general strategy for	12
IV	routing in FPGAs, routing for row – based FPGAs,	
	introduction to segmented channel routing, routing for symmetrical	
	FPGAs, example of routing in a symmetrical FPGA,	
	general approach to routing in symmetrical FPGAs, independence	
	from FPGA routing architectures, FPGA routing structures.	



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

UNIT -	FPGA architectural assumptions, the logic block, the connection block,	12
V	connection block topology, the switch block,	
	switch block topology, architectural assumptions for the FPGA	
	CASE STUDY – Applications using Kintex-7, Virtex-7, Artix-7.	
	Total	60

#### **TEXT BOOKS:**

- 1. John V. Old Field, Richrad C. Dorf, Field Programmable Gate Arrays, Wiley, 2008.
- 2. Data sheets of Artix-7, Kintex-7, Virtex-7
- 3. Stephen D. Brown, Robert J. Francis, Jonathan Rose, Zvonko G. Vranesic, Field Programmable Gate Arrays, 2nd Edition, Springer, 1992.



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

I Comoston	CODIDTING LANGUAGES FOR VICE	L	T	P	<u>C</u>	
1 Semester	SCRIPTING LANGUAGES FOR VLSI	3	0	0	3	

#### Course Outcomes: At the end of the course, student will be able to

		Knowledge Level (K)#
CO1	Gain fluency in programming with scripting languages	K3
CO2	Create and run scripts using PERL/TCL/PYTHON in CAD Tools	K4
CO3	Demonstrate the use of PERL/PYTHON/ TCL in developing system and web applications	K4
CO4	Develop a real time project using PERL/PYTHON	K5

#Based on suggested Revised BTL

### Mapping of course outcomes with program outcomes

CO / PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	L	Н	L	M	L
CO2	Н	M	Н	M	M	M
CO3	Н	M	Н	M	M	M
CO4	M	L	L	M	M	M

Unit	Syllabus	Contact Hours
Unit I	Introduction to Scripts and Scripting: Basics of Linux, Origin of Scripting	12
	languages, scripting today, Characteristics and uses of scripting languages.	
Unit	PERL: Introduction to PERL, Names and values, Variables and assignment,	12
II	Scalar expressions, Control structures, Built-in functions, Collections of Data,	
	Working with arrays, Lists and hashes, Simple input and output, Strings,	
	Patterns and regular expressions, Subroutines, Scripts with arguments.	
Unit	Advanced PERL: Finer points of Looping, Subroutines, Using Pack and	12
III	Unpack, Working with files, Type globs, Eval, References, Data structures,	
	Packages, Libraries and modules, Objects and modules in action, Tied	
	variables, interfacing to the operating systems, Security issues.	
Unit	TCL: The TCL phenomena, Philosophy, Structure, Syntax, Parser, Variables	12
IV	and data in TCL, Control flow, Data structures, Simple input/output,	
	Procedures, Working with Strings, Patterns, Files and Pipes, Example code.	
Unit	Advanced TCL: The eval, source, exec and up-level commands, Libraries and	12
V	packages, Namespaces, Trapping errors, Event-driven programs, Making	
	applications 'Internet-aware', 'Nuts-and-bolts' internet programming, Security	
	issues, TCL and TK integration.	
	PYTHON: Introduction to PYTHON language, PYTHON-syntax, statements,	



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

functions, Built-in functions and Methods, Modules in PYTHON, Exception Handling.	

#### **TEXT BOOKS:**

- 1. The World of Scripting Languages- David Barron, Wiley Student Edition, 2010.
- 2. PYTHON Web Programming, Steve Holden and David Beazley, New Riders Publications 12

#### **REFERENCES:**

- 1. TCL/TK: A Developer's Guide- ClifFlynt, 2003, Morgan Kaufmann Series.
- 2. Core PYTHON Programming, Chun, Pearson Education, 2006.
- 3. Learning Perl, Randal L. Schwartz, O' Reilly publications 6th edition 2011.
- 4. Linux: The Complete Reference", Richard Peterson McGraw Hill Publications, 6th Edition, 2008.



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

I Comoston	VLSI ARCHITECTURES	L	T	P	C
1 Semester	VLSI ARCHITECTURES	3	0	0	3

Course Outcomes: At the end of the course, student will be able to (Four to Six )

		Knowledge Level (K)#
CO1	Design RISC architecture and control units for a given instruction set.	K5
CO2	Improve the performance of RISC processors by applying pipelining techniques	K4
CO3	Translate DSP algorithms into efficient hardware architectures and design associated building blocks	K3
CO4	Analyze the impact of retiming, unfolding, and folding on the performance of DSP architectures	K4

#Based on suggested Revised BTL

### Mapping of course outcomes with program outcomes

CO\PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	M	Н	Н	H	M
CO2	M	M	Н	Н	Н	M
CO3	Н	M	Н	Н	Н	Н
CO4	M	M	Н	M	Н	M

Unit	Syllabus	Contact
		Hours
Unit I	Instruction Set Architectures and CPU Performance: Overview of	12
	Instruction Set Architectures – CISC, RISC, and DSP Processors, CPU	
	Performance and Its Factors, Evaluating Performance Metrics.	
Unit II	Design of RISC Processor: Designing the Datapath and Control Unit for	12
	a RISC Processor, Multicycle Implementation of RISC Architecture.	
Unit III	Enhancing Performance with Pipelining: Overview of Pipelining,	12
	Pipelined Datapath, Pipelined Control Unit, Pipeline Hazards – Data,	
	Control, and Structural Hazards, Techniques for Hazard-Free Pipelined	
	RISC Implementation.	
Unit IV	Multiprocessors and DSP Algorithm Representation: Introduction to	12
	Multiprocessors, Multiprocessors Connected by a Single Bus and	
	Network, Network Topologies, Evolution vs. Revolution in Computer	
	Architecture, DSP Algorithm Representation – Data Flow Graphs, Loop	
	Bound and Iteration Bound, Algorithms for Computing Iteration Bound.	
Unit V	Pipelining, Parallel Processing, and VLSI Performance Techniques:	12
	Introduction to Pipelining and Parallel Processing, FIR Filter Pipelining,	
	Parallel Processing Techniques, Pipelining and Parallel Processing for	
	Low Power, VLSI Architecture Optimization Techniques - Retiming,	



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

I Comoston	VLSI SYSTEM DESIGN	L	T	P	C
1 Semester		3	0	0	3

	Unfolding, and Folding.	
Ī	Total	60

# **TEXT BOOKS:**

- 1. D.A,Patterson And J.L.Hennessy, Computer Organization and Design: Hardware/Software Interface, Elsevier, 2011, 4th Edition
- 2. Keshab Parhi, VLSI digital signal processing systems design and implementations, Wiley 1999



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

I Comoston	VLSI SYSTEM DESIGN	L	T	P	C
1 Semester		3	0	0	3

# Course Outcomes: At the end of the course, student will be able to (Four to Six )

		Knowledge
		Level (K)#
CO1	Model the behaviour of a MOS Transistor	
CO2	Understanding CMOS Inverter	
CO3	Design combinational and sequential circuits using CMOS gates	
CO4	Identify the sources of power dissipation in a CMOS circuit.	
CO5	Analyze SRAM cell and memory arrays	

#Based on suggested Revised BTL

# Mapping of course outcomes with program outcomes

CO / PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	L	Н	M	L	L
CO2	M	L	Н	M	M	M
CO3	Н	M	Н	M	Н	M
CO4	Н	M	Н	M	Н	M
CO5	Н	M	Н	M	M	L

Unit	Syllabus	Contact					
		Hours					
Unit I	MOS Transistors, CMOS Logic, CMOS Fabrication and Layout, Design						
	Partitioning, Fabrication, Packaging, and Testing, MOS transistor Theory,						
	Long Channel I-V Characteristics, C-V Characteristics, Non-Ideal I-V						
	Effects, DC Transfer Characteristics. The CMOS Inverter: The Static CMOS						
	Inverter -An Intuitive Perspective, Evaluating the Robustness of the CMOS						
	Inverter: The Static Behavior, Performance of CMOS Inverter: The Dynamic						
	Behavior.						
Unit	CMOS Processing Technology, CMOS Technologies, Layout Design Rules,	12					
II	CMOS Process Enhancements, Technology-Related CAD Issues,						
	Manufacturing Issues, Circuit Simulation- A SPICE Tutorial, Device Models,						
	Device Characterization, Circuit Characterization, Interconnect Simulation.						
	Combinational Circuit Design, Circuit Families, Silicon-On-Insulator Circuit						
	Design, Sub Threshold Circuit Design, Sequential Circuit Design, Circuit						



# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

	Design of Latches and Flip-Flops, Static Sequencing Element Methodology, Sequencing Dynamic Circuits, Synchronizers, Wave Pipelining.					
Unit	Power, Sources of Power Dissipation, Dynamic Power, Static Power, Energy-	12				
III	Delay Optimization, Low Power Architectures, Robustness, Variability,					
	Reliability, Scaling, Statistical Analysis of Variability, VariationTolerant					
	Design. Delay, Transient Response, RC Delay Model, Linear Delay Model,					
	Logical Effort of Paths, Timing Analysis Delay Models, Datapath					
	Subsystems, Addition/Subtraction, One/Zero Detectors, Comparators,					
	Counters, Boolean Logical Operations, Coding, Shifters, Multiplication.					
Unit	Array Subsystems, SRAM, DRAM, Read-Only Memory, Serial Access	12				
IV	Memories, Content-Addressable Memory, Programmable Logic Arrays,					
	Robust Memory Design, Special-Purpose Subsystems.					
Unit	CMOS Testing-The need for testing, Manufacturing test principles, Design	12				
V	strategies for test, Chip level test techniques, System level test techniques,					
	Layout design for improved testability.					
	Total	60	)			

#### **TEXT BOOKS:**

- 1. Neil H.E. Weste, David Harris, Ayan Banerjee, CMOS VLSI Design A Circuits and Systems Perspective, Pearson Education, 2006, 3rd Edition.
- 2. Neil H. E. Weste Kamran Eshraghian, Principles of CMOS VLSI DESIGN: A Systems Perspective, Pearson Education, 2006, 2nd Edition.

#### **REFERENCE BOOKS:**

- 1. Jan M RABAEY, Digital Integrated Circuits, Pearson Education, 2003, 2nd Edition.
- 2. Douglas A. Pucknell, Kamran Eshraghian, Basic VLSI Design, PHI,1994, 3 rd Edition.



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

I Comoston	VLSI TESTING & TESTABILITY	L	T	P	C	
1 Semester	VESITESTING & TESTABILITY	3	0	0	3	

# Course Outcomes: At the end of the course, student will be able to

		Knowledge
		Level (K)#
CO1	Identify the significance of testable design	K3
CO <sub>2</sub>	Understand the concept of yield and identify the parameters influencing the	K2
	same	
CO3	Specify fabrication defects, errors, and faults	K3
CO4	Implement combinational and sequential circuit test generation algorithms	K4
CO5	Identify techniques to improve fault coverage	K5

#Based on suggested Revised BTL

# Mapping of course outcomes with program outcomes

CO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	L	L	M	Н	M	L
CO2	M	M	M	Н	Н	M
CO3	M	L	M	Н	Н	M
CO4	M	M	M	Н	M	Н
CO5	M	L	M	Н	Н	M

Unit	Syllabus	
		Hours
UNIT	Role of Testing in VLSI Design Flow, Testing at Different Levels of	12
I	Abstraction, Fault, Error, Defect, Diagnosis, Yield. Types of Testing, Rule	
	of Ten, Defects in VLSI Chip. Modelling Basic Concepts, Functional	
	Modelling at Logic Level and Register Level, Structure Models, Logic	
	Simulation, Delay Models. Various Types of Faults, Fault Equivalence and	
	Fault Dominance in Combinational and Sequential Circuits.	
UNIT	Fault Simulation Applications, General Fault Simulation Algorithms: Serial	12
II	and Parallel, Deductive Fault Simulation Algorithms.	
UNIT	Combinational Circuit Test Generation, Structural Vs Functional Test,	12
III	ATPG, Path Sensitization Methods. Difference Between Combinational	
	and Sequential Circuit Testing, Five and Eight Valued Algebra, Scan	
	Chain-Based Testing Method.	
UNIT	D-Algorithm Procedure, Problems. PODEM Algorithm, Problems on	12
IV	PODEM Algorithm. FAN Algorithm, Problems on FAN Algorithm.	
	Comparison of D, FAN and PODEM Algorithms. Design for Testability,	
	Ad-Hoc Design, Generic Scan-Based Design.	
UNIT	Classical Scan-Based Design, System Level DFT Approaches. Test Pattern	12



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

V	Generation for BIST, Circular BIST, BIST Architectures. Testable Memory Design: Test Algorithms, Test Generation for Embedded RAMs.	
	Total	60

# **TEXT BOOKS:**

- 1. M. Abramovici, M. Breuer, and A. Friedman, "Digital Systems Testing and Testable Design, IEEE Press, 1990.
- 2. M. Bushnell and V. Agrawal, "Essentials of Electronic Testing for Digital, Memory & Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2000.

#### **REFERENCE BOOKS:**

- 1. Stroud, "A Designer's Guide to Built-in Self-Test", Kluwer AcademicPublishers, 2002
- 2. V.Agrawal and S.C.Seth, Test Generation for VLSI Chips, Computer Society Press. 1989

#### Other Suggested Readings:

1. NPTELCourses(https://archive.nptel.ac.in/courses/117/105/117105137/)



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

I Comoston	SYSTEM ON PROGRAMMING CHIP DESIGN	L	T	P	C
1 Semester	SISIEM ON FROGRAMMINING CHIF DESIGN	3	0	0	3

Course Outcomes: At the end of the course, student will be able to

		Knowledge Level (K)#
CO1	Understand the fundamental concepts and components of System-on-Chip (SoC) design, including design flow, hardware/software partitioning, and applications.	K2
CO2	11	K4
CO3	Evaluate various interconnection mechanisms like on-chip buses (AMBA, Core Connect, Wishbone, Avalon) and Network-on-Chip (NoC) architectures including topologies, routing algorithms, and QoS strategies	K4
CO4	Apply IP-based design methodologies in SoC development, including IP classification, reuse, lifecycle, integration, and implementation using FPGA prototypes	К3
CO5	Design and assess SoC implementations and testing techniques, including IP integration, RTOS, EDA tools, test automation strategies, and P1500 wrapper standardization	K5

#Based on suggested Revised BTL

### Mapping of course outcomes with program outcomes

CO / PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	L	Н	M	L	L
CO2	Н	M	Н	M	M	M
CO3	Н	M	Н	M	Н	M
CO4	Н	M	Н	Н	M	M
CO5	Н	M	Н	Н	M	Н

Unit	Syllabus	Contact
		Hours
Unit I	Introduction: Driving Forces for SoC - Components of SoC - Design flow of	12
	SoC Hardware/Software nature of SoC - Design Trade-offs - SoC	
	Applications. System-level Design: Processor selection-Concepts in	
	Processor Architecture: Instruction set architecture (ISA), elements in	
	Instruction Handing-Robust processors: Vector processor, VLIW,	
	Superscalar, CISC, RISC—Processor evolution: Soft and Firm processors,	
	Custom-Designed processors- on-chip memory.	
Unit II	Interconnection: On-chip Buses: basic architecture, topologies, arbitration	12



# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

	and protocols, Bus standards: AMBA, CoreConnect, Wishbone, Avalon -				
	Network-on-chip: Architecture- topologies-switching strategies - routing				
	algorithms flow control, Quality-of-Service- Re- configurability in				
	communication architectures.				
Unit	IP based system design: Introduction to IP Based design, Types of IP, IP	12			
III	across design hierarchy, IP life cycle, Creating and using IP - Technical				
	concerns on IP reuse – IP integration - IP evaluation on FPGA prototypes.				
Unit	SOC implementation: Study of processor IP, Memory IP, wrapper Design -	12			
IV	Real-time operating system (RTOS), Peripheral interface and components,				
	High-density FPGAs - EDA tools used for SOC design.				
Unit V	SOC testing: Manufacturing test of SoC: Core layer, system layer,	12			
	application layer - P1500 Wrapper Standardization - SoC Test Automation				
	(STAT).				
	Total		60		

#### **TEXT BOOKS:**

- 1. Michael J.Flynn, Wayne Luk, "Computer system Design: Systemon- Chip", Wiley-India, 2012.
- 2. Sudeep Pasricha, NikilDutt, "On Chip Communication Architectures: System on Chip Interconnect", Morgan Kaufmann Publishers, 2008.
- 3. W.H.Wolf, "Computers as Components: Principles of Embedded Computing System Design", Elsevier, 2008.

#### **REFERENCE BOOKS:**

- 1. Patrick Schaumont"APracticalIntroductiontoHardware/SoftwareCodesign",2ndEdition, Springer, 2012.
- 2. Lin,Y-L.S. (ed.), "Essential issues in SOC design: designing complex systems-on-chip. Springer, 2006.
- 3. Wayne Wolf, "Modern VLSI Design: IP Based Design", Prentice-HallIndia, Fourth edition, 2009.



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

I Comeston	EMBEDDED SYSTEM DESIGN USING FPGA	L	T	P	C
1 Semester	EMBEDDED STSTEM DESIGN USING FFGA	3	0	0	3

#### Course Outcomes: At the end of the course, student will be able to

		Knowledge Level (K)#
CO1	Explain the architecture of embedded systems and identify the role of FPGAs and SoCs in modern VLSI-based platforms	K2
CO2	Develop and simulate digital circuits using VHDL/Verilog and design high-	K4
	quality modular systems based on control flow graphs and abstraction principles	
CO3	Demonstrate the ability to select and integrate system software, cross-development tools, boot-loaders, and monitors in FPGA-based embedded platforms	K3
CO4	Analyze partitioning strategies and communication mechanisms to optimize performance, resource usage, and system scalability	K4
CO5	Apply principles of spatial parallelism and identify contemporary design issues to build efficient, high-performance FPGA-based solutions	K4

#Based on suggested Revised BTL

# Mapping of course outcomes with program outcomes

		1 0				
CO / PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	L	Н	M	L	Н
CO2	Н	M	Н	Н	M	Н
CO3	Н	M	Н	H	M	Н
CO4	Н	M	Н	Н	M	Н
CO5	Н	M	Н	Н	M	Н

Unit	Syllabus Content				
		Hours			
Unit I	Introduction to Embedded Systems and FPGA Platforms:	12			
	Embedded System Overview: H/W-FPGA-Embedded SoC, Use of VLSI				
	circuit technology, Platform FPGAs - Altera Cyclone, FPGA Platform,				
	Components of platform FPGA systems, Adding custom compute cores,				
	Assembling platform-based systems.				
Unit	Hardware Description and System Design:	12			
II	Hardware Description Languages: VHDL, Verilog, Other High-Level HDLs,				
	HDL to Configuration Bit-stream generation.				
	System Design using FPGA: Principles of system design, Design quality,				
	Modules and interfaces, Abstraction and state, Cohesion and coupling, Design				



# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

	reuse strategies, Control flow graph, Origins of platform FPGA designs.	
Unit	Software Design for FPGA Systems:	12
III	Software Design Considerations: System Software Options, Root File System,	
	Cross-Development Tools for Embedded Applications.	
	Monitors and Boot-loaders: Role in platform-based development, Integration	
	techniques.	
Unit	Partitioning and Communication:	12
IV	Partitioning Overview: Partitioning Problem, Basic definitions, Expected	
	performance gain, Resource considerations in partitioning, Analytical	
	Approach to Partitioning.	
	Scheduling and Communication: Invocation and coordination mechanisms,	
	Transfer of state, Practical Issues in Profiling, Data structure design, Feature	
	size manipulation.	
Unit	Parallelism and Contemporary Issues:	12
V	Spatial Design Concepts: Principles of parallelism, Identifying parallelism in	
	applications.	
	Spatial Parallelism with Platform FPGAs: Within FPGA hardware cores,	
	Across FPGA designs.	
	Contemporary Issues in Embedded FPGA System Design: Trends, challenges,	
	and emerging technologies.	
-	Total	60

### **Text Book(s):**

1. Ron Sass, Andrew G. Schmidt, *Embedded Systems Design with Platform FPGAs: Principles and Practices*, First Edition, Tata McGraw Hill, India, 2011.

#### **Reference Books:**

- 1. Charles H. Roth Jr., *Digital Systems Design Using VHDL*, Reprint Edition, PWS Publishing Company (Thomson Books), USA, 2012.
- 2. V. A. Padroni, *Circuit Design with VHDL*, First Edition, MIT Press, Cambridge, England, 2011.
- 3. Wayne Wolf, *FPGA Based System Design*, First Edition, Prentice Hall, Modern Semiconductor Design Series, USA, 2011.



# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

I Comoston	ARM MICROCONTROLLER BASED DESIGN	L	T	P	<b>C</b>	
1 Semester	ARM MICROCONTROLLER BASED DESIGN	3	0	0	3	

Course Outcomes: At the end of the course, student will be able to

		Knowledge Level (K)#
CO1	Explore the selection criteria of ARM processors by understanding the	K2
	functional level tradeoff issues.	
CO2	Implementations on ARM developments towards the functional capabilities	K4
CO3	Work with ASM level program using the instruction set.	K2
CO4	Programming the ARM Cortex M.	K5
CO5	Discuss about Floating Point Operations:	K3

#Based on suggested Revised BTL

# Mapping of course outcomes with program outcomes

CO / PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	L	Н	M	M	L
CO2	M	L	Н	M	M	L
CO3	M	L	Н	Н	M	M
CO4	Н	M	Н	Н	M	M
CO5	Н	M	Н	Н	M	M

Unit	Syllabus	Contact
No.		Hours
Unit I	ARM Embedded Systems:	12
	RISC design philosophy, ARM design philosophy, Embedded system	
	hardware, Embedded system software.	
	ARM Processor Fundamentals:	
	Registers, CPSR, Pipeline, Exceptions, Interrupts and Vector Table, Core	
	Extensions, Architecture Revisions, ARM Processor Families.	
	Architecture of ARM Processors:	
	Programmer's model, modes and states, special and floating-point registers,	
	APSR, Memory system, MPU, Exceptions, NVIC, vector table, Fault	
	handling, SCB, Debug, Reset sequence.	



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

Unit II	ARM Instruction Set:	12
	Data processing, branch, load-store, software interrupt, program status	
	register instructions, loading constants, ARMv5E extensions, Conditional	
	execution.	
	Thumb Instruction Set:	
	Thumb Register Usage, ARM-Thumb Interworking, Branch, Data	
	Processing, Load-Store, Stack, and Software Interrupt Instructions.	
Unit III	Technical Details of Cortex M Processors:	12
	Overview of Cortex-M3 and M4: architecture, instruction set, block	
	diagram, memory system, exception and interrupt support.	
	Features: Performance, code density, low power, MPU, OS support, Cortex-	
	M4-specific DSP features, Debug support, Scalability, Compatibility.	
Unit	Instruction Set of Cortex M:	12
IV	Instruction set background, comparison across Cortex-M processors, UAL	
	syntax, instruction suffixes, Cortex-M4-specific instructions, Barrel shifter,	
	Special instructions and register access.	
Unit V	Floating Point Operations:	12
	Floating point data and FPU overview (CPACR, FP registers, FPSCR,	
	FPCCR, FPCAR, FPDSCR, MVFR0, MVFR1).	
	DSP Applications: Dot product, Biquad filter, FIR, FFT and optimized DSP	
	code writing for Cortex-M4.	
	Total	60

#### **TEXT BOOKS:**

- 1. Andrew N.SLOSS, Dominic SYMES, Chris WRIGHT-ARM System Developer's Guide Designing and Optimizing System Software, Elsevier Publications, 2004.
- 2. Joseph Yiu, The Definitive Guide to ARM Cortex-M3 and Cortex-M4 Processors by Elsevier Publications, 3<sup>rd</sup>Ed.,

#### **REFERENCE BOOKS:**

- 1. Steve Furber-Arm System on Chip Architectures-EdisonWesley,2000.
- 2. David Seal-ARM Architecture Reference Manual, EdisonWesley,2000.



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

I Semester	CRYPTOGRAPHY AND NETWORK SECURITY	L	T	P	<u>C</u>	
Semester	CRIFIOGRAPHI AND NEI WORK SECURITI	3	0	0	3	

Course Outcomes: At the end of the course, student will be able to

		Knowledge Level (K)#
CO1	Identify and utilize different forms of crypto graphy techniques.	K3
CO2	In corporate authentication and security in the network applications.	K2
CO3	Distinguish among different types of threats to the system and handle the	K4
	same	
CO4	Analyze Public-Key (Asymmetric) Cryptography and message digest	K2
	algorithms	
CO5	Discuss about Authentication and System Security	K2

#Based on suggested Revised BTL

# Mapping of course outcomes with program outcomes

CO / PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	L	Н	L	M	L
CO2	M	L	Н	M	M	L
CO3	Н	M	Н	M	M	L
CO4	M	L	Н	M	Н	L
CO5	Н	M	Н	Н	Н	Н

Unit	Syllabus Content	Contact				
		Hours				
UNIT I	Security: Need, security services, Attacks, OSI Security Architecture, one	12				
	time passwords, Model for Network security, Classical Encryption					
	Techniques like substitution ciphers, Transposition ciphers, Cryptanalysis of					
	Classical Encryption Techniques.					
UNIT II	Number Theory: Introduction, Fermat's and Euler's Theorem, The Chinese	12				
	Remainder Theorem, Euclidean Algorithm, Extended Euclidean Algorithm,					
	and Modular Arithmetic.					
UNIT III	Private-Key (Symmetric) Cryptography: Block Ciphers, Stream Ciphers,	12				
	RC4 Stream cipher, Data Encryption Standard (DES), Advanced Encryption					
	Standard (AES), Triple DES, RC5, IDEA, Linear and Differential					
	Cryptanalysis.					
UNIT	Public-Key (Asymmetric) Cryptography: RSA, Key Distribution and	12				
IV	Management, Diffie-Hellman Key Exchange, Elliptic Curve Cryptography,					
	Message Authentication Code, hash functions, message digest algorithms:					
	MD4, MD5, Secure Hash algorithm, RIPEMD-160, HMAC.					
UNIT V	Authentication and System Security: IP and Web Security, Digital	12				
	Signatures, Digital Signature Standards, Authentication Protocols, Kerberos,					



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

#### **TEXT BOOKS:**

- 1. William Stallings, "Cryptography and Network Security, Principles and Practices", Pearson Education, 3<sup>rd</sup> Edition.
- 2. Charlie Kaufman, Radia Perlman and Mike Speciner, "Network Security, Private Communication in a Public World", Prentice Hall, 2<sup>nd</sup>Edition

#### **REFERENCE BOOKS:**

- 1. Christopher M.King, Ertem Osmanoglu, Curtis Dalton, "Security Architecture, Design Deployment and Operations", RSA Press,
- 2. Stephen Northcutt, Leny Zeltser, Scott Winters, Karen Kent, and Ronald W. Ritchey, "Inside Network Perimeter Security", Pearson Education, 2<sup>nd</sup>Edition
- 3. Richard Bejtlich, "The Practice of Network Security Monitoring: Understanding Incident Detection and Response", William Pollock Publisher, 2013.



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

I Comoston	ADVANCED DIGITAL SYSTEM DESIGN LAB	L	T	P	C
1 Semester	ADVANCED DIGITAL SYSTEM DESIGN LAB	0	1	2	2

Course Outcomes: At the end of the course, student will be able to

		Knowledge Level (K)#
CO1	Design and simulate basic memory systems such as RAM and ROM using HDL	K5
CO2	Design and implement control units and data path logic for processor-like architectures	K5
CO3	Apply coding techniques like Hamming Code for error detection and correction	K3
CO4	Design and implement sequential digital systems using Finite State Machines (Mealy and Moore models).	K5
CO5	Develop and simulate real-time digital systems including UART communication, PWM generation, and digital clocks.	K4
CO6	Design and simulate application-oriented digital systems like vending machines, home alarm systems, and traffic controllers.	K5

Programming can be done using either VHDL /verilog HDL. Download the programs on FPGA boards and performance testing may be done using pattern generator (32 channels) and logic analyzer apart from verification by simulation with any of the front-end tools and implement all the Designs in FPGA Kits.

#### **List of Experiments:**

- 1. Design of Memory (RAM and ROM).
- 2. Design of Control Unit and Data Processor Logic Design
- 3. Design and implementation of Hamming Code.
- 4. Design of Sequence Detector (Finite State Machine- Mealy and Moore Machines).
- 5. Design of DNA Sequence Detector
- 6. Design of Pulse Width Modulation
- 7. Design of UART Transmitter and Receiver Module
- 8. Design of Seven Segment Display
- 9. Design of Traffic Light Controller
- 10. Design and simulation of Home Alarm System.
- 11. Design and simulation of Digital Clock.
- 12. Design and simulation of Vending Machine.

#### Lab Requirements:



# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

I Semester	EMBEDDED SYSTEMS LAB	L	T	P	C
1 Semester	EMBEDDED STSTEMS LAB	0	1	2	2

Software required: Xilinx Vivado Tool.

Hardware required: Personal Computer, FPGA Development Board.

CO1	Demonstrate the ability to write and execute basic Embedded C programs on	K4
	microcontroller platforms.	
CO2	Apply digital I/O interfacing techniques by programming ports to control and	K3
	monitor external hardware.	
CO3	Implement timing-based operations using software and hardware delays,	K4
	including loops and timers.	
CO4	Design embedded applications for real-time control scenarios such as traffic	K5
	lights and alarms.	
CO5	Interface serial communication peripherals and measure real-time data over	K4
	communication links	
CO <sub>6</sub>	Develop embedded software solutions for domain-specific applications such	K5
	as industrial automation.	
<b>CO7</b>	Demonstrate the use of port headers and external devices (like LCDs and	K4
	keypads) in an embedded system	

#### **List of Experiments** by using Embedded C

- 1. Write a simple program to print "Hello World"
- 2. Write a simple program to show a delay
- 3. Write a loop application to copy values from P1 to P2.
- 4. Write a C program for counting the no of times that a switch is pressed & released.
- 5. Write a simple program to create a portable hardware delay.
- 6. Write a C program to test loop time outs.
- 7. Write a C program to test hardware based timeouts loops.
- 8. Illustrate the use of port header file (PORT M) using an interface consisting of a keyword and Liquid crystal display.
- 9. Develop a simple EOS showing traffic light sequencing.
- 10. Write a program to display elapsed time over RS-232 Link.
- 11. Write a program to drive SEOS Using Timer 0.
- 12. Develop software for milk pasteurization system.
- 13. Develop & implement a program for intruder alarm system



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

II Compaton	DICITAL CMOS CIDCUIT DESIGN	L	T	P	C	
II Semester	DIGITAL CMOS CIRCUIT DESIGN	3	1	0	4	

#### Course Outcomes: At the end of the course, student will be able to

		Knowledge
		Level (K)#
CO1	Analyze MOSFET behavior and CMOS inverter characteristics under	K4
	static and dynamic conditions.	
CO2	Design various combinational and sequential logic blocks using CMOS	K5
	technology.	
CO3	Optimize data path elements such as adders, multipliers, and barrel	K4
	shifters	
CO4	Design and evaluate memory architectures including SRAM and ROM	K5
	cells	
CO5	Interpret and implement circuit layouts using stick diagrams and layout	K3
	rules	

#Based on suggested Revised BTL

# Mapping of course outcomes with program outcomes

CO\PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	Н	M	H	Н	M	H
CO2	M	M	Н	Н	M	H
CO3	M	L	M	Н	L	Н
CO4	M	L	M	M	M	Н
CO5	L	Н	M	Н	M	M

Unit	Syllabus	Contact
		Hours
UNIT I	MOS Transistor Principles and CMOS Inverter:	12
	MOSFET characteristics under Static and Dynamic Conditions, MOS	
	Transistor Secondary Effects, CMOS Inverter - Static Characteristic,	
	Dynamic Characteristic, Power, Energy, and Energy Delay Parameters,	
	Stick Diagram and Layout Diagrams.	
UNIT	Combinational Logic Circuits: Static CMOS Design, Different Styles of	12
II	Logic Circuits, Logical Effort of Complex Gates, Static and Dynamic	
	Properties of Complex Gates, Interconnect Delay, Dynamic Logic Gates.	
UNIT	S Sequential Logic Circuits: Static Latches and Registers, Dynamic	12
III	Latches and Registers, Timing Issues, Pipelines, Non-Bistable Sequential	
	Circuits.	
UNIT	Arithmetic Building Blocks: Data Path Circuits, Architectures for Adders,	12
IV	Accumulators, Multipliers, Barrel Shifters, Speed and Area Tradeoffs.	



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

UNIT	Memory Architectures: Memory Architectures and Memory Control	12
V	Circuits: Read-Only Memories, ROM Cells, Read-Write Memories (RAM),	
	Dynamic Memory Design, 6-Transistor SRAM Cell, Sense Amplifiers.	
	Total	60

#### **TEXT BOOKS:**

- 1. JanRabaey, Anantha Chandrakasan, BNikolic, "Digital Integrated Circuits: A Design Perspective", Prentice Hall of India, 2nd Edition, Feb 2003
- 2. N.Weste,K.Eshraghian, "PrinciplesofCMOSVLSIDesign", AddisionWesley, 2nd Edition, 1993

#### **REFERENCE BOOKS:**

- 1. MJ Smith, "ApplicationSpecificIntegratedCircuits", AddissonWesley, 1997
- 2. Sung-MoKang &Yusuf Leblebici, "CMOS Digital Integrated Circuits Analysis and Design", McGraw-Hill, 1998



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

II Semester	SYSTEM DESIGN WITH EMBEDDED LINUX	L	T	P	C	
11 Semester	SISIEM DESIGN WITH EMBEDDED LINUX	3	1	0	4	

**Course Outcomes**: At the end of the course, student will be able to (Four to Six )

		Knowledge Level (K)#
CO1	Execute Linux and File I/O Commands.	K2
CO2	Analyze Kernel Architecture and Scheduler Features.	K3
CO3	Develop Device Drivers for various peripherals.	K4
CO4	Explore Linux Root File System and concepts of Embedded Linux.	K2
CO5	Analyze RT Linux Basics and OS Safety.	K3

#Based on suggested Revised BTL

# Mapping of course outcomes with program outcomes

CO / PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	L	M	L	M	L
CO2	Н	M	Н	Н	M	M
CO3	Н	M	Н	Н	M	Н
CO4	M	M	Н	M	Н	M
CO5	M	M	Н	Н	Н	M

Unit No.	Syllabus	Contact Hours
UNIT I	Overview of LINUX:	12
	Introduction to UNIX/LINUX, LINUX Commands, File I/O (open,	
	create, close, lseek, read, write), Process Control (fork, vfork, exit, wait,	
	waitpid, exec), Embedded LINUX Vs Desktop LINUX, Embedded	
1011211	LINUX Distributions.	10
UNIT II	Linux Kernel:	12
	Embedded Linux Architecture, Kernel Architecture, Hardware	
	Abstraction Layer, Memory Manager, Scheduler, File System, I/O and	
	Networking Subsystem, Inter Process Communication, User Space, and	
	Start-up Sequence.	
UNIT	Embedded Drivers:	12
III	Board Support Package: Embedded Storage, Memory Technology	
	Devices (MTD), Embedded Drivers: Serial, I2C, USB, Ethernet, Timer,	
	Kernel Modules, and Embedded File System.	



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

UNIT	Building and Debugging:	12
IV	Kernel, Root File System, Case Studies: RTL LINUX, Micro C/OS-II,	
	VxWorks, Embedded Linux, and Tiny OS.	
UNIT	Linux Tasks:	12
V	Porting Applications, Real-Time Linux Basics, Kernel Priority, Task	
	Creation, Print Commands, Compilation, Safety-Critical Features,	
	Components, Programs.	
	Total	60

#### **TEXTBOOKS:**

- 1. Chris Simmonds, "Mastering Embedded Linux Programming" Second Edition, PACKT Publications Limited.
- 2. Karim Yaghmour, "Building Embedded Linux Systems", O'Reilly & Associates
- 3. P Raghvan, Amol Lad, Sriram Neelakandan, "Embedded Linux System Design and Development", Auerbach Publications

# **REFERENCE BOOKS:**

- 1. Christopher Hallinan, "Embedded Linux Primer: A Practical Real-World Approach", Prentice Hall, 2nd Edition, 2010.
- 2. Derek Molloy, "Exploring Beagle Bone: Tools and Techniques for Building with Embedded Linux", Wiley, 1st Edition, 2014



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

II Comoston	EMBEDDED REAL TIME OPERATING SYSTEMS	L	T	P	C
II Semester		3	1	0	4

# Course Outcomes: At the end of the course, student will be able to (Four to Six )

		Knowledge Level (K)#
CO1	Illustrate real time programming concepts.	K3
CO2	Apply RTOS functions to implement embedded applications	K3
CO3	Understand fundamentals of design consideration for embedded applications	K2
CO4	Describe about the memory units and real time memory applications	K4
CO5	Discuss communication Common Design Problems	K3

#Based on suggested Revised BTL

# Mapping of course outcomes with program outcomes

CO / PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	L	M	M	L	L
CO2	Н	M	Н	Н	M	M
CO3	Н	L	H	Н	M	M
CO4	M	L	H	M	H	L
CO5	Н	M	Н	Н	Н	Н

Unit	Syllabus Content	Contact			
		Hours			
UNIT	Introduction to Real-Time Operating Systems: Defining an RTOS, The	12			
I	scheduler, Kernel Objects and services, Key characteristics of an RTOS.				
	Task: Defining a Task, Task States and Scheduling, Typical Task Operations,				
	Typical Task Structure, Synchronization, Communication and Concurrency.				
UNIT	Semaphores: Defining Semaphores, Typical Semaphore Operations, Typical	12			
II	Semaphore Use. Message Queues: Defining Message Queues, Message Queue				
	States, Message Queue Content, Message Queue Storage, Typical Message				
	Queue Operations, Typical Message Queue Use. Pipes, Event Registers,				
	Signals and Condition Variables.				
UNIT	Exceptions and Interrupts: Exceptions and Interrupts, Applications of	12			
III	Exceptions and Interrupts, Closer look at exceptions and interrupts, Processing				
	General Exceptions, Nature of Spurious Interrupts. Timer and Timer Services:				
	Real-Time Clocks and System Clocks, Programmable Interval Timers, Timer				
	Interrupt Service Routines.				



# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

	I/O Subsystems: I/O Concepts, I/O Subsystems.					
UNIT		12				
IV	Fixed-Size Memory Management in Embedded Systems, Blocking vs. Non-					
	Blocking Memory Functions, Hardware Memory Management Units.					
	Modularizing an Application for Concurrency: An Outside-In Approach to					
	Decompose Applications, Guidelines and Recommendations for Identifying					
	Concurrency, Schedulability Analysis.					
UNIT	Synchronization and Communication: Synchronization, Communication,	12				
V	Resource Synchronization Methods, Critical Section, Common Practical					
	Design Patterns, Specific Solution Design Patterns.					
	Common Design Problems: Resource Classification, Deadlocks, Priority					
	Inversion.					
	Total	60				

#### **Text Books**

1. Qing Li, Caroline Yao (2003), "Real-Time Concepts for Embedded Systems", CMP Books.

#### **Reference Books**

- 1. Albert Cheng, (2002), "Real-Time Systems: Scheduling, Analysis and Verification", Wiley Interscience.
- 2. Hermann Kopetz, (1997), "Real-Time Systems: Design Principles for Distributed Embedded Applications", Kluwer.
- 3. Insup Lee, Joseph Leung, and Sang Son, (2008) "Handbook of Real-Time Systems", Chapman and Hall.Krishna and Kang G Shin, (2001), "Real-Time Systems", McGraw Hill.



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

II Semester	VLSI SIGNAL PROCESSING	L	T	P	C
II Semester		3	0	0	3

Course Outcomes: At the end of the course, student will be able to

		Knowledge
		Level (K)#
CO1	Understand the fundamentals of DSP systems, data flow modeling, and	K2
	techniques like pipelining and parallel processing for FIR filters	
CO2	Apply retiming, unfolding, and algorithmic strength reduction techniques	K3
	to optimize DSP architectures	
CO3	Analyze and implement pipelined and parallel processing architectures for	K4
	IIR filters and fast convolution methods	
CO4	Design and evaluate bit-level arithmetic structures such as multipliers, FIR	K5
	filters, and distributed arithmetic implementations	
CO5	Explore synchronous, wave, and asynchronous pipelining techniques and	K3
	apply numerical strength reduction methods in DSP systems	

<sup>#</sup>Based on suggested Revised BTL

CO/PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	L	L	M	M	Н	Н
CO2	M	L	M	Н	Н	Н
CO3	M	L	M	Н	Н	Н
CO4	M	L	M	Н	M	Н
CO5	M	L	M	M	M	Н

Unit	Syllabus	Contact		
		Hours		
UNIT	Introduction to DSP: Typical DSP Algorithms, Benefits of DSP	12		
I	Algorithms, Representation of DSP Algorithms. Pipelining and Parallel			
	Processing: Introduction, Pipelining of FIR Digital Filters, Parallel			
	Processing, Pipelining and Parallel Processing for Low Power.			
	Retiming: Introduction, Definitions and Properties, Solving System of			
	Inequalities, Retiming Techniques.			
UNIT	Folding: Introduction, Folding Transform, Register Minimization	12		
II	Techniques, Register Minimization in Folded Architectures, Folding of			
	Multirate Systems. Unfolding: Introduction, Algorithm for Unfolding,			



# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

	Properties of Unfolding, Critical Path, Unfolding and Retiming,	
	Applications of Unfolding.	
UNIT	Systolic Architecture Design: Introduction, Systolic Array Design	12
III	Methodology, FIR Systolic Arrays, Selection of Scheduling Vector,	
	Matrix Multiplication and 2D Systolic Array Design, Systolic Design for	
	Space Representations Containing Delays.	
UNIT	Fast Convolution: Introduction, Cook-Toom Algorithm, Winograd	12
IV	Algorithm, Iterated Convolution, Cyclic Convolution, Design of Fast	
	Convolution Algorithm by Inspection.	
UNIT	Low Power Design: Scaling Vs Power Consumption, Power Analysis,	12
V	Power Reduction Techniques, Power Estimation Approaches.	
	Programmable DSP: Evaluation of Programmable DSPs, DSP	
	Processors for Mobile and Wireless Communications, Processors for	
	Multimedia Signal Processing.	
	Total	60

#### **TEXT BOOKS:**

- 1. VLSI Digital Signal Processing- System Design and Implementation Keshab K. Parhi, 1998, Wiley Inter Science.
- 2. VLSI and Modern Signal Processing Kung S. Y, H. J. While House, T. Kailath, 1985, Prentice Hall.

## **REFERENCE BOOKS:**

- 1. Design of Analog Digital VLSI Circuits for Telecommunications and Signal Processing Jose E. France, Yannis Tsividis, 1994, Prentice Hall.
- 2. VLSI Digital Signal Processing Medisetti V. K, 1995, IEEE Press (NY), USA.



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

II Semester	ADVANCED VLSI INTERCONNECTS	L	T	P	C	
11 Semester	ADVANCED VEST INTERCONNECTS	3	0	0	3	

Course Outcomes: At the end of the course, student will be able to

		Knowledge Level (K)#
CO1	Gain insight into transmission line parameters of VLSI interconnects.	K3
CO2	Understand novel and emerging solutions for future VLSI interconnect technologies.	K2
CO3	Analyze the impact of inductive effects in high-speed interconnects.	K4
CO4	Examine the influence of quantum effects in nanoscale interconnects.	K4

#Based on suggested Revised BTL

CO/PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	L	M	M	Н	Н
CO2	M	L	M	Н	Н	Н
CO3	M	L	M	Н	Н	Н
CO4	M	L	M	Н	Н	Н

Unit	Syllabus	Contact
		Hours
UNIT	Introduction: Introduction to VLSI Interconnects, The Distributed RC	12
I	Interconnect Model, Elmore Delay in Interconnects, Scaling Effects in	
	Interconnects, Simulation and Delay Mitigation in RC Interconnects.	
UNIT	Inductive Effects: Inductive Effects in Interconnects, Distributed RLC	12
II	Interconnect Model, Transmission Line Equations, When to Consider the	
	Inductive Effects?, Equivalent Elmore Model for RLC Interconnects, Two-	
	Pole Model of RLC Interconnects from ABCD Parameters, RLC	
	Interconnect Simulation.	
UNIT	Skin Effect and Electromigration: Origin of the Skin Effect, Effective	12
III	Resistance at High Frequencies, Power Dissipation due to Interconnects,	
	Electromigration in Interconnects, Mitigation of Electromigration.	
UNIT	Crosstalk: Capacitive Coupling in Interconnects, Crosstalk Effects in Two	12
IV	Identical Interconnects, Mitigation Techniques, Analysis and Simulation of	
	Coupled Interconnects. Extraction of Capacitance, Extraction of Inductance,	
	Estimation of Interconnect Parameters from S-parameters.	
UNIT	Quantum Effects: Quantum Conductance, Quantum Capacitance, Kinetic	12
V	Inductance, Graphene Nanoribbon Interconnects, Analysis and Simulation	



# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

of Interconnect Considering Quantum Effects.	
Total	60

## **TEXT BOOKS:**

- 1. Ashok K.Goel, High-SpeedVLSIInterconnects,2007.
- 2. Y.S.Diamand, Advanced Nanoscale ULSI Interconnects: Fundamentals and Applications, 2009.

## **Reference Books:**

1.H.SPhilip Wong and DejiAkinwande, Carbon nanotube and Graphene Device Physics, 2011.

# Other Suggested Readings:

NPTELCourses(https://onlinecourses.nptel.ac.in/noc22 ee125/preview



# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

II Semester	OHANTIM COMPUTING	L	T	P	C
11 Semester	QUANTUM COMPUTING	3	0	0	3

# Course Outcomes: At the end of the course, student will be able to

		Knowledge
		Level (K)#
CO1	Understand the fundamental principles of quantum computation and the concept of qubits.	K2
CO2	Analyze multi-qubit systems and quantum communication protocols.	K4
CO3	Analyze multi-qubit systems and quantum communication protocols.	K4
CO4	Design and implement basic quantum algorithms and quantum circuits.	K5

#Based on suggested Revised BTL

CO / PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	Н	L	Н	L	M	L
CO2	Н	M	Н	M	M	M
CO3	Н	M	Н	M	L	M
CO4	Н	M	Н	Н	M	H

Unit	Syllabus	Contact Hours				
UNIT I	Review of Quantum Mechanics and Motivation for Quantum Computation.	12				
UNITI	Qubit: The Qubit State - Matrix and Bloch Sphere Representation -	12				
	Computational Basis - Unitary Evolution.					
UNIT	Multi-Qubit States: No-Cloning Theorem, Superdense Coding, Pure States	12				
II	to Bell States, Bell Inequalities. Protocols with Multi-Qubits: Swapping,					
	Teleportation. Gates: CNOT, Toffoli Gate, NAND, FANOUT, Walsh-					
	Hadamard.					
UNIT	Measurement: Projective Operators - General, Projective and POVM	12				
III	Measurement. Ensemble: Density Operators - Pure and Mixed Ensemble -					
	Time Evolution - Post Measurement Density Operator. Composite Systems:					
	Partial Trace, Reduced Density Operator, Schmidt Decomposition,					
	Purification, Bipartite Entanglement.					
UNIT	Quantum Computing: Classical Computing Using Qubits, Quantum	12				
IV	Parallelism, Deutsch's Algorithm, Deutsch-Jozsa Algorithm.					
UNIT	Quantum Circuits: Basic Gates, ABC Decomposition, Gray Codes,	12				
V	Universal Gates, Principle of Deferred and Implicit Measurements.					
	Quantum Fourier Transform and Applications: Phase Estimation, Order					



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

Finding, Factoring, Discrete Logarithm, Hidden Subgroup Problems. Role	
of Prime Factoring in Classical Cryptography. Search Algorithms, Quantum	
Error Correcting Codes, Physical Realization of Qubits.	
Total	60

## **TEXT BOOKS:**

- 1. M.A. Nielsen and I.L Chuang, Quantum Computation and Quantum Information, Cambridge University Press, 2010, 10<sup>th</sup> Anniversary Edition
- 2. Chris Bernhardt, Quantum Computing for Everyone, The MIT Press, 2019.
- 3. RayLaPierre ,Introduction to Quantum Computing, Springer, 2021.

## **REFERENCE BOOKS:**

- 1. Quantum Theory: Concepts and Methods, Asher Peres, Kluwer Academic Publishers, 1993.
- 2. Venkateswaran Kasirajan, Fundamentals of Quantum Computing: Theory and Practice, Springer, 2021.

#### Other Suggested Readings:

1. NPTEL Courses(https://nptel.ac.in/courses/106106232



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

II Semester	VLSI TESTING & TESTABILITY	L	T	P	C
II Semester	VESITESTING & TESTABILITY	3	0	0	3

# Course Outcomes: At the end of the course, student will be able to (Four to Six )

		Knowledge
		Level (K)#
CO1	Identify the significance of testable design	K3
CO2	Understand the concept of yield and identify the parameters influencing the same	K2
CO3	Specify fabrication defects, errors, and faults	K3
CO4	Implement combinational and sequential circuit test generation algorithms	K4
CO5	Identify techniques to improve fault coverage	K5

#Based on suggested Revised BTL

CO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	L	L	M	Н	M	L
CO2	M	M	M	Н	Н	M
CO3	M	L	M	Н	Н	M
CO4	M	M	M	Н	M	Н
CO5	M	L	M	Н	Н	M

Unit	Syllabus	Contact
		Hours
UNIT I	Role of Testing in VLSI Design Flow, Testing at Different Levels of	12
	Abstraction, Fault, Error, Defect, Diagnosis, Yield. Types of Testing, Rule	
	of Ten, Defects in VLSI Chip. Modelling Basic Concepts, Functional	
	Modelling at Logic Level and Register Level, Structure Models, Logic	
	Simulation, Delay Models. Various Types of Faults, Fault Equivalence and	
	Fault Dominance in Combinational and Sequential Circuits.	
UNIT	Fault Simulation Applications, General Fault Simulation Algorithms: Serial	12
II	and Parallel, Deductive Fault Simulation Algorithms.	
UNIT	Combinational Circuit Test Generation, Structural Vs Functional Test,	12
III	ATPG, Path Sensitization Methods. Difference Between Combinational and	
	Sequential Circuit Testing, Five and Eight Valued Algebra, Scan Chain-	
	Based Testing Method.	
UNIT	D-Algorithm Procedure, Problems. PODEM Algorithm, Problems on	12



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

IV	PODEM Algorithm. FAN Algorithm, Problems on FAN Algorithm.				
	Comparison of D, FAN and PODEM Algorithms. Design for Testability,				
	Ad-Hoc Design, Generic Scan-Based Design.				
UNIT	Classical Scan-Based Design, System Level DFT Approaches. Test Pattern	12			
V	Generation for BIST, Circular BIST, BIST Architectures. Testable Memory				
	Design: Test Algorithms, Test Generation for Embedded RAMs.				
	Total		60		

## **TEXT BOOKS:**

- 3. M. Abramovici, M. Breuer, and A. Friedman, "Digital Systems Testing and Testable Design, IEEE Press, 1990.
- 4. M. Bushnell and V. Agrawal, "Essentials of Electronic Testing for Digital, Memory & Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2000.

## **REFERENCE BOOKS:**

- 3. Stroud, "A Designer's Guide to Built-in Self-Test", Kluwer AcademicPublishers, 2002
- 4. V.Agrawal and S.C.Seth, Test Generation for VLSI Chips, Computer Society Press. 1989

## Other Suggested Readings:

1. NPTELCourses(https://archive.nptel.ac.in/courses/117/105/117105137/)



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

II Comoston	SYSTEM DESIGN USING EMBEDDED	L	T	P	C
II Semester	PROCESSORS	3	0	0	3

# Course Outcomes: At the end of the course, student will be able to (Four to Six )

		Knowledge
		Level (K)#
CO1	Understand the fundamental concepts, architecture, and application areas of	K2
	embedded systems along with development tools	
CO <sub>2</sub>	Explain the ARM Cortex-M3 architecture, its instruction sets, and internal	K2
	registers relevant to embedded system programming	
CO3	Analyze exception handling mechanisms, Nested Vectored Interrupt	K4
	Controller (NVIC), and interrupt behavior in Cortex-M3	
CO4	Develop embedded programs using C and assembly language with CMSIS	K4
	support, including interrupt and memory protection handling	
CO5	Apply knowledge of STM32L15xxx microcontroller architecture and	K4
	peripherals in designing, debugging, and implementing embedded system	
	applications	

#Based on suggested Revised BTL

## Mapping of course outcomes with program outcomes

		1 0				
CO / PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	L	Н	Н	M	M
CO2	M	L	Н	Н	M	M
CO3	Н	M	Н	Н	M	L
CO4	Н	M	Н	Н	M	M
CO5	Н	M	Н	Н	M	Н

Unit	Syllabus Content					
		Hours				
UNIT	Embedded Concepts: Introduction to embedded systems, Application	12				
I	Areas, Categories of embedded systems, Overview of embedded system					
	architecture, Specialties of embedded systems, Recent trends in embedded					
	systems, Architecture of embedded systems, Hardware architecture,					
	Software architecture, Application Software, Communication Software,					
	Development and debugging Tools.					
	ARM Architecture: Background of ARM Architecture, Architecture					
	Versions, Processor Naming, Instruction Set Development, Thumb-2 and					
	Instruction Set Architecture.					



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

UNIT II	Overview of Cortex-M3:Cortex-M3 Basics: Registers, General Purpose Registers, Stack Pointer, Link Register, Program Counter, Special Registers,	12
	Operation Mode, Exceptions and Interrupts, Vector Tables, Stack Memory	
	Operations, Reset Sequence.	
	Instruction Sets: Assembly Basics, Instruction List, Instruction	
	Descriptions.	
	Cortex-M3 Implementation Overview: Pipeline, Block Diagram, Bus	
	Interfaces on Cortex-M3, I-Code Bus, D-Code Bus, System Bus, External PPB and DAP Bus.	
UNIT	<b>Exceptions:</b> Exception Types, Priority, Vector Tables, Interrupt Inputs and	12
III	Pending Behavior, Fault Exceptions, Supervisor Call and Pendable Service	
	Call.	
	<b>NVIC:</b> Nested Vectored Interrupt Controller Overview, Basic Interrupt	
	Configuration, Software Interrupts and SYSTICK Timer.	
	Interrupt Behavior: Interrupt/Exception Sequences, Exception Exits,	
	Nested Interrupts, Tail-Chaining Interrupts, Late Arrivals and Interrupt	
	Latency.	
UNIT	Cortex-M3/M4 Programming: Overview, Typical Development Flow,	12
IV	Using C, CMSIS (Cortex Microcontroller Software Interface Standard), Using Assembly.	
	<b>Exception Programming:</b> Using Interrupts, Exception/Interrupt Handlers,	
	Software Interrupts, Vector Table Relocation. Memory Protection Unit and	
	Other Cortex-M3 Features: MPU Registers, Setting Up the MPU, Power	
	Management, Multiprocessor Communication.	
UNIT	Cortex-M3/M4 Microcontroller:	12
V	STM32L15xxx ARM Cortex M3/M4 Microcontroller: Memory and Bus	
	Architecture, Power Control, Reset and Clock Control, STM32L15xxx	
	Peripherals: GPIOs, System Configuration Controller, NVIC, ADC,	
	Comparators, GP Timers, USART.	
	Development and Debugging Tools: Software and Hardware tools like	
	Cross Assembler, Compiler, Debugger, Simulator, In-Circuit Emulator	
	(ICE), Logic Analyzer etc.	
	Total	60

## **TEXT BOOKS:**

- 1. The Definitive Guide to the ARM Cortex-M3, Joseph Yiu, Second Edition, Elsevier Inc. 2010.
- 2. Embedded/Real Time Systems Concepts, Design and Programming Black Book, Prasad, KVK.
- 3. David Seal "ARM Architecture Reference Manual", 2001 Addison Wesley, England; Morgan Kaufmann Publishers

## **REFERENCES:**

1. Steve Furber, "ARM System-on-Chip Architecture", 2<sup>nd</sup>Edition, Pearson Education



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

II Comoston	ARCHITECTURES FOR DSP	L	T	P	C
II Semester	ARCHITECTURES FOR DSF	3	0	0	3

- 2. Cortex-M series-ARM Reference Manual
- 3. Cortex-M3 Technical Reference Manual (TRM)

## **Course Outcomes**: At the end of the course, student will be able to (Four to Six )

		Knowledge
		Level (K)#
CO1	Understand programmable DSP architectures and system-level design approaches.	K2
CO2	Analyze memory organization, instruction sets, and superscalar SISC processors	K4
CO3	Design and implement efficient data paths and pipelined logic structures	K5
CO4	Apply high-level synthesis techniques and low-power design strategies	K3
CO5	Utilize HDLs and prototyping tools for real-time DSP system development	K4

#Based on suggested Revised BTL

## Mapping of course outcomes with program outcomes

CO / PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	L	Н	L	M	L
CO2	M	L	Н	M	M	L
CO3	Н	M	Н	Н	M	M
CO4	M	M	Н	Н	M	M
CO5	Н	M	Н	M	M	Н

Unit	Syllabus	Contact
		Hours
UNIT	Digital Signal Processors: The Programmable DSP Architecture, Top-Down	12
I	Design of Dedicated DSPs, ALibrary-	
	BasedSystemsDesignEnvironment.ClassificationofArchitectures: An	
	Abstract Computing Machine, Optimization of performance, Interconnection	
	between Functional Units	
UNIT	A Multi-level Classification, Data and Instruction Memories: SISC	12
II	Architectures, Addressing Modes, External Interface Units. VLSI SISC	
	Processors: The SISC Processor, Pipeline Controlin SISCs, Superscalar	
	Processors	
UNIT	Data Path Logic Design: Introduction, Synchronous Data Path Design,	12



# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

III	Monolithic Arithmetic Circuits, Implementation of Pipeline	
UNIT	High level Synthesis (HLS) of Data Path, Low power Data Design,	12
IV	Floating Point Arithmetic. Rapid Prototyping: Introduction, High Level	
	Languages (HLLs) in DSP	
UNIT	Hardware Description Languages (HDLs), Optimizing Compilers, DSP	12
V	Prototyping Environment, Real-Time SISC Prototyping	
	Total	60

## **Text Books:**

- 1. Vijay.K.Madisetti,—VLSI Digital Signal Processors-An Introduction to Rapid Prototyping and Design Synthesis, IEEE Press, 1999.
- 2. Richard J.Higgins,—Digital Signal Processing in VLSI I, Prentice Hall, 1990.
- 3. B.Venkata Ramani and M.Bhaskar, Digital Signal Processors, Architecture, Programming and Applications –TMH, 2004.

#### Reference Books:

- 1. Jonatham Stein, Digital Signal Processing, John Wiley, 2005.
- 2. Avtar Singhand S. Srinivasan, Digital Signal Processing-Thomson Publications, 2004



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

II Comoston	INTERNET OF THINGS	L	T	P	C
II Semester	INTERNET OF THINGS	3	0	0	3

## **Course Outcomes**: At the end of the course, student will be able to (Four to Six )

		Knowledge
		Level (K)#
CO <sub>1</sub>	Analyze and compare various IoT hardware platforms and networking	K4
	components including Linux-based configurations	
CO2	Understand the fundamentals of networking, OSI model, and data	K2
	communication concepts essential for IoT systems	
CO <sub>3</sub>	Explain IoT architecture, communication patterns, and protocol stacks such	K2
	as 6LoWPAN with security considerations	
CO4	Develop IoT applications using web technologies, databases, and mobile	K5
	development tools with attention to data privacy	
CO5	Evaluate advanced IoT use cases, sensor node integration, and the role of	K4
	big data and Industry 4.0 in smart systems.	

#Based on suggested Revised BTL

## Mapping of course outcomes with program outcomes

CO / PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	L	Н	M	Н	L
CO2	M	L	Н	M	Н	M
CO3	Н	M	Н	M	Н	M
CO4	Н	M	Н	Н	Н	M
CO5	Н	M	Н	Н	Н	M

Unit	Syllabus Content					
		Hours				
UNIT I	The IoT Networking Core: Technologies involved in IoT Development:	12				
	Internet/Web and Networking Basics, OSI Model, Data transfer referred					
	with OSI Model, IP Addressing, Point to Point Data transfer, Point to Multi					
	Point Data transfer & Network Topologies, Sub-netting, Network					
	Topologies referred with Web, Introduction to Web Servers, Introduction to					
	Cloud Computing.					
UNIT	IoT Platform Overview: Overview of IoT supported Hardware platforms	12				
II	such as Raspberry Pi, ARM Cortex Processors, Arduino and Intel Galileo					
	boards.					
	Network Fundamentals: Overview and working principle of Wired					
	Networking equipment – Routers, Switches; Overview and working					
	principle of Wireless Networking equipment - Access Points, Hubs etc.					



# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

	Linux Network Configuration Concepts: Networking configurations in Linux, Accessing Hardware & Device Files interactions.					
UNIT III	IoT Architecture: History of IoT, M2M – Machine to Machine, Web of Things, IoT protocols. Applications: Remote Monitoring & Sensing, Remote					
	Controlling, Performance Analysis.  The Architecture: The Layering concepts, IoT Communication Pattern, IoT Protocol Architecture, The 6LoWPAN. Security aspects in IoT.					
UNIT IV	IoT Application Development: Application Protocols. Back-end Application Designing: Apache for handling HTTP Requests, PHP & MySQL for data processing, MongoDB Object type Database, HTML, CSS & jQuery for UI Designing, JSON library for data processing, Security & Privacy during development. Application Development for Mobile Platforms: Overview of Android / iOS App Development tools.	12				
UNIT V	Case Study & Advanced IoT Applications: IoT applications in home, infrastructures, buildings, security, industries, home appliances, and other IoT electronic equipment. Use of Big Data and Visualization in IoT, Industry 4.0 concepts. Sensors and Sensor Nodes and interfacing using any embedded target boards (Raspberry Pi / Intel Galileo / ARM Cortex / Arduino).	12				
	Total	60				

#### **TEXT BOOKS:**

- 1. 6LoWPAN: The Wireless Embedded Internet, Zach Shelby, Carsten Bormann, Wiley
- 2. Internet of Things: Converging Technologies for Smart Environments and Integrated Ecosystems, Dr. Ovidiu Vermesan, Dr. Peter Friess, River Publishers
- 3. Interconnecting Smart Objects with IP: The Next Internet, Jean-Philippe Vasseur, Adam Dunkels, Morgan Kuffmann

#### **REFERENCES:**

- 1. The Internet of Things: From RFID to the Next-Generation Pervasive Network ed Lu Yan, Yan Zhang, Laurence T. Yang, Huansheng Ning
- 2. Internet of Things (A Hands-on-Approach), Vijay Madisetti, Arshdeep Bahga
- 3. Designing the Internet of Things, Adrian Mc Ewen (Author), Hakim Cassimally
- 4. Asoke K Talukder and RoopaR Yavagal, "Mobile Computing," Tata Mc Graw Hill, 2010.



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

II Semester	EMBEDDED NETWORKS AND PROTOCOLS	L	T	P	C	
11 Semester	EMBEDDED NET WORKS AND FROTOCOLS	3	0	0	3	

Course Outcomes: At the end of the course, student will be able to (Four to Six )

		Knowledge Level (K)#
CO1	Acquire knowledge on communication protocols of connecting Embedded	K3
	Systems	
CO2	Master the design level parameters of USB and CAN bus protocols.	K2
CO3	Design Ethernet in Embedded networks considering different issues.	K5
CO4	Acquire the knowledge of wireless protocols in Embedded domain.	K4

<sup>#</sup>Based on suggested Revised BTL

# Mapping of course outcomes with program outcomes

CO / PO	PO1	PO2	PO3	PO4	PO5	PO6
CO1	M	L	Н	L	M	L
CO2	M	L	Н	L	M	M
CO3	Н	M	Н	M	M	M
CO4	Н	M	Н	M	Н	Н

Unit	Syllabus	Contact
		Hours
Unit I	Embedded Networking: Introduction – Serial/Parallel Communication – Serial	12
	communication protocols - RS232 standard - RS485 - Synchronous Serial	
	Protocols - Serial Peripheral Interface (SPI) – Inter Integrated Circuits (I2C) –	
	PC Parallel port programming - ISA/PCI Bus protocols – Firewire.	
Unit II	USB bus – Introduction – Speed Identification on the bus – USB States – USB	12
	bus communication Packets – Data flow types – Enumeration – Descriptors –	
	PIC18 Microcontroller USB Interface – C Programs – CAN Bus –	
	Introduction - Frames – Bit stuffing – Types of errors – Nominal Bit Timing –	
	PIC microcontroller CAN Interface – A simple application with CAN.	
Unit	Elements of a network – Inside Ethernet – Building a Network: Hardware	12
III	options – Cables, Connections and network speed – Design choices: Selecting	
	components – Ethernet Controllers – Using the internet in local and internet	
	communications – Inside the Internet protocol.	
Unit	Exchanging messages using UDP and TCP - Serving web pages with	12
IV	Dynamic Data - Serving web pages that respond to user Input - Email for	



## DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

	Embedded Systems – Using FTP – Keeping Devices and Network secure.		
Unit V	Wireless sensor networks – Introduction – Applications – Network Topology – Localization – Time Synchronization – Energy efficient MAC protocols – SMAC – Energy efficient and robust routing – Data Centric routing.	12	
	Total		60

## **TEXT BOOKS**

- 1. Embedded Systems Design: A Unified Hardware/Software Introduction-Frank Vahid, Tony Givargis, John & Wiley Publications, 2002
- 2. Parallel Port Complete: Programming, interfacing and using the PCs parallel printer port-Jan Axelson, Penram Publications, 1996.

#### **REFERENCE BOOKS**

- 1. Advanced PIC microcontroller projects in C: from USB to RTOS with the PIC18F series -Dogan Ibrahim, Elsevier 2008.
- Embedded Ethernet and Internet Complete-Jan Axelson, Penram publications, 2003.
   Networking Wireless Sensors-Bhaskar Krishnama chari, Cambridge press 2005.



# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

II Semester	DIGITAL CMOS CIRCUIT DESIGN LAB	L	T	P	C
11 Semester		0	1	2	2

Course Outcomes: At the end of the course, student will be able to

		Knowledge
		Level (K)#
CO1	Have the ability to explain the VLSI Design Methodologies using Mentor Graphics Tools	K3
CO2	Grasp the significance of various design logic Circuits in full-custom IC Design.	K4
CO3	Have the ability to explain the Physical Verification in Layout Extraction	K3
CO4	Fully Appreciate the design and analyze of CMOS Digital Circuits	K4
CO5	Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation	K5

## **List of Experiments:**

- 1. Inverter Characteristics.
- 2. NAND and NOR Gate
- 3. XOR and XNOR Gate
- 4. 2:1 Multiplexer
- 5. Full Adder
- 6. RS-Latch
- 7. Clock Divider
- 8. JK-Flip Flop
- 9. Synchronous Counter
- 10. Asynchronous Counter
- 11. Static RAM Cell
- 12. Dynamic Logic Circuits
- 13. Linear Feedback Shift Register

## Lab Requirements:

#### **Software:**

Mentor Graphics Tool/Cadence/ Synopsys/Industry Equivalent Standard Software

#### Hardware:

Personal Computer with necessary peripherals, configuration and operating System.



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING M.TECH R25 VLSI & ES COURSE STRUCTURE AND SYLLABUS

II Semester	SYSTEM DESIGN WITH EMBEDDED	L	T	P	C	
II Semester	LINUX LAB	0	1	2	2	

#### **Course Outcomes:**

CO1	Demonstrate the ability to interface sensors and actuators with	K4
	microcontroller boards	
CO2	Develop applications using Raspberry Pi for real-time control of output	K3
	devices and sensor monitoring	
CO3	Design embedded systems using BeagleBone board for basic input/output	K4
	operations and display interfacing	
CO4	Interface input devices and sensors with Embedded Linux boards and	K5
	develop basic human-machine interaction applications	
CO5	Integrate sensors, actuators, and communication interfaces to build real-time	K4
	embedded applications	
CO <sub>6</sub>	Demonstrate debugging and testing skills for verifying sensor data,	K5
	controlling actuators, and troubleshooting embedded systems	

### **Using Ardiuno Board**

- 1. Temperature and Humidity sensor
- 2. Soil moisture
- 3. Ultra sonic sound sensor to measure distance
- 4. IR Sensor

# **Using Raspberry PI**

- 1. Servo motor
- 2. MQ2 Gas sensor
- 3. LCD
- 4. Relay

# Using beagle bone boards

- 1. Led blinking
- 2. Seven segment display
- 3. LCD
- 4. Switch(buzzer)

# Using embedded Linux Board

- 1. 4×4Matrix
- 2. Light dependent resistor